(19) World Intellectual Property **Organization**

International Bureau



(43) International Publication Date 3 June 2004 (03.06.2004)

(10) International Publication Number WO 2004/047387 A3

(51) International Patent Classification7:

H04L 29/06

(21) International Application Number:

PCT/GB2003/005054

(22) International Filing Date:

20 November 2003 (20.11.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 0227260.7

21 November 2002 (21.11.2002)

(71) Applicant (for all designated States except US): MAT-SUSHITA ELECTRIC INDUSTRIAL CO., LTD [JP/JP]; 1006 Oaza Kadoma, Kadoma-shi, Osaka 571-8501 (JP).

(72) Inventor; and

- (75) Inventor/Applicant (for US only): AL-ADNANI, Adnan [GB/GB]; 36 Iveagh Avenue, London NW10 7DH (GB).
- (74) Agent: DAWSON, Elizabeth, A.; A.A. Thornton & Co., 235 High Holborn, London WC1V 7LE (GB).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,

CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments
- (88) Date of publication of the international search report: 15 July 2004

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: PACKET BASED RECONFIGURABLE SYSTEM ARCHITECTURE



having at least one mode selection bit indicating whether the frame contains reconfiguration data or processing data. The module is operable in a reconfiguration mode or a processing mode according to the content of the frame header.



CLASSIFICATION OF SUBJECT MATTER PC 7 H04L29/06 IPC 7 According to International Patent Classification (IPC) or to both national classification and IPC **B. FIELDS SEARCHED** Minimum documentation searched (classification system followed by classification symbols) IPC 7 H04L Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, PAJ, INSPEC, COMPENDEX C. DOCUMENTS CONSIDERED TO BE RELEVANT Category ° Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. X US 6 272 144 B1 (FRASER ALEXANDER GIBSON 1-4,6-9 ET AL) 7 August 2001 (2001-08-07) abstract the whole document X LAUFER R ET AL: "PCI-PipeRench and the 1-3,6-9SWORDAPI: a system for stream-based reconfigurable computing" FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 1999. FCCM '99. PROCEEDINGS. SEVENTH ANNUAL IEEE SYMPOSIUM ON NAPA VALLEY, CA, USA 21-23 APRIL 1999, LOS ALAMITOS, CA, USA, IEEE COMPUT. SOC, US, 21 April 1999 (1999-04-21), pages 200-208, XP010359146 ISBN: 0-7695-0375-6 Section 4 -/--Further documents are listed in the continuation of box C. X Patent family members are listed in annex. Special categories of cited documents: T tater document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the A document defining the general state of the art which is not considered to be of particular relevance 'E' earlier document but published on or after the international "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to filing date *L* document which may throw doubts on priority claim(s) or which is clied to establish the publication date of another citation or other special reason (as specified) involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed Invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. O document referring to an oral disclosure, use, exhibition or document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of the actual completion of the International search Date of mailing of the international search report 12 May 2004 19/05/2004 Name and mailing address of the ISA Authorized officer European Patent Office, P.B. 5818 Patentlaan 2

Borges, P

NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax (+31-70) 340-3016




nal Application No PCT/GB 03/05054

Calegory °	tion) DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
oaleguly -	on the relevant passages	Freievant to Claim No.
X	US 5 406 403 A (GRIFFIN MICHAEL E ET AL) 11 April 1995 (1995-04-11) column 1, line 45 -column 2, line 64 column 3, line 30 -column 3, line 41	1-5,8,9
X	EP 0 827 312 A (BOSCH GMBH ROBERT) 4 March 1998 (1998-03-04) the whole document	1,8,9
A	US 2002/131103 A1 (BAMBOS NICHOLAS) 19 September 2002 (2002-09-19) the whole document	1-9
, .		



-		pal Application No
	PC 17 G	B 03/05054

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 6272144	B1	07-08-2001	NONE		
US 5406403	Α	11-04-1995	CA	2012527 A1	21-09-1990
			DE	69027357 D1	18-07-1996
			DE	69027357 T2	16-01-1997
			EP	0389182 A2	26-09-1990
			JP	2281840 A	19-11-1990
			KR	171401 B1	30-03-1999
			SG	46662 A1	20-02-1998
EP 0827312	Α	04-03-1998	DE	19726007 A1	26-02-1998
	•		EP	0827312 A2	04-03-1998
US 2002131103	A1	19-09-2002	NONE		



Reconfigurable System Architecture

The present invention relates to reconfigurable system architecture. It has been designed for digital radio transmitters and receivers in particular but has many other potential applications.

Background

Figure 1 is a diagram of a generic digital radio transceiver having an analogue processing Section 2 and a digital processing Section 3. A radio frequency (RF) signal is radiated/intercepted by an antenna 4 and subsequently filtered, amplified, and upconverted/downconverted to an intermediate frequency (IF) in the analogue processing Section 2. The signal is converted to analogue/digital signals using the D/A and A/D blocks (5, 6). The digital frontend block 7 performs Digital Up/Downconversion and sample rate conversion of the digital signals. The Baseband DSP block 8 performs all the data processing necessary to prepare the signal for transmission/reception. All of the foregoing is done in real time.

The digital front end 7 is implemented on hardware due to the computational complexity and has a fixed structure. Reconfigurable hardware for example FPGAs (field programmable gate arrays) can be used to implement the digital front end 7 to provide more flexibility & reconfiguration.

The DSP baseband algorithms are stored in non-volatile memory and are loaded into the DSP from program memory 9 at run-time. To modify the DSP operation new programs can be loaded into memory 9 offline with a specific reconfiguration protocol.

The use of reconfigurable architectures is gaining an important role in the system-on-a-chip design platforms. Applying reconfigurable architecture to implement not only the dataflow intensive computations but also the control oriented computation (Layer 1, Layer 2 or Layer 3 software for network protocol processing) or data stream based computation (e.g. data routing, shuffling and interleaving) is a very promising approach.

Figure 2 shows the basic recongurable architecture model where configurations for DSPs and FPGAs, one of each which is indicated by 11, 12, are previously downloaded to the configuration memory 13. The basic architecture model of DSP typically includes data memory 16, functional unit 17, controller 18 and instruction memory 19. An FPGA typically includes a configurable logic block (CLB) 20 including look up table 21 and switch matrix including switch box 22. A configuration controller 14 loads the selected configuration to DSP program memory 16 or FPGA distributed SRAM that realizes the logic functions and routing between logic blocks. The choice of configuration is controlled by configuration select logic15.

The reconfigurable software still takes up a large portion of the resultant cycle/energy even though optimizations can reduce the cost significantly. Part of the reason is that the configuration is done via a microprocessor. One potential optimization is to have a dedicated configuration code generator or DMA to take care of the configuration data movements.

Reconfigurable systems are usually formed with a combination of reconfigurable logic and a general-purpose microprocessor. The processor performs the operations that cannot be done efficiently in the reconfigurable logic, such as data dependent control and possibly memory accesses, while the computational cores are mapped to the reconfigurable hardware. This

reconfigurable logic can be supported either by commercial FPGAs or by custom configurable hardware.

An example of a reconfigurable processor is the Chameleon Systems Reconfigurable Communication Processor (RCP). The RCP provides a platform-based approach that incorporates three core architectural technologies: a complete 32-bit embedded processor subsystem, a high-performance 32-bit reconfigurable processing fabric, and eConfigurable Technology. The RCP architecture disclosed in US6288566.

In this architecture, a configuration bit stream is stored in the main memory. It is loaded onto the fabric at runtime by DMA. Each reconfigurable fabric slice has two planes for bit streams. An active plane executes the working bit stream and a back plane contains the next configuration bit stream. Switching from the back plane to the active one takes one cycle. Therefore, the back plane can be effectively used as cache for loading configuration.

The RCP is targeted for 3G wireless basestations and not suitable for low power devices. Traditional approaches implement each of the four chip-rate processing algorithms as separate hardware modules in ASICs or FPGAs.

The present invention aims to achieve a number of desirable characteristics in a reconfigurable architecture.

The desirable characteristics are:

- Run-time reconfigurability of the digital processing section
- Method of reconfiguration control using data packets
- Data processing and reconfiguration synchronisation

Energy efficient implementation for low power devices

A power efficient design relies on the integration of algorithm developments and architecture design to exploit the full potential of communications theoretical results and advanced technology.

It would therefore be advantageous to perform algorithm level selections and modifications based on efficient implementation criteria, which can lead to vastly reduced processing requirements without system performance degradation. Architectures would be needed to match the computational requirements of the signal processing algorithm (filtering, coding, equalization, etc), which can lead to vastly reduced implementation cost and energy consumption and at the same time providing sufficient flexibility.

The patent invention provides reconfigurable signal processing architecture including a reconfigurable data processing module in which data is input to the module in a packet frame structure including configuration frames and processing frames, each frame including a header having at least one mode selection bit indicating whether the frame contains reconfiguration data or processing data, and in which the module is operable in a reconfiguration mode or a processing mode according to the content of the frame header and mode selection bits are separated from data in each frame and used to control mode selection logic in the module determining how incoming data is handled.

Thus, in contrast to prior art such as that shown in Figure 2 in which configuration data is input to a reconfigurable module separately from data to be processed, in the present invention the reconfigurable module receives configuration data in the same packet frame structure as the real time processing data.

It will be appreciated that this single module structure can be extended to include several similar modules.

The preferred solution presented is thus a modular implementation approach, which preserves the structures of signal processing block to establish connections between algorithm, architecture and physical level for high predictability and quick feedback, and increases productivity through reusing building blocks.

A direct mapped approach and a predetermined module library are centric to this approach, where each coarse gain function of the algorithm implementing the signal processing block is mapped to a highly optimized dedicated hardware. Having done this it is possible to estimate changes in performance, power and area resulting from any reconfiguration using computer modeling.

An embodiment of the invention will now be described by way of example only and with reference to the accompanying drawings in which:

Figure 1 is a schematic block diagram of a generic digital transceiver;

Figure 2 is a schematic block diagram of a basic reconfigurable architecture model;

Figure 3 is a schematic block diagram of a reconfigurable digital processing architecture according to the invention;

Figure 4 shows the architecture of Figure 3 extended to a plurality of reconfigurable processing modules; and

Figure 5 shows an example of the architecture of Figure 4 used for the specific application of adaptive modulation.

A novel modular reconfigurable architecture & method of reconfiguration is now described. The purpose is to allow run-time reconfiguration of the real-time digital processing section of the digital radio. The proposed architecture can be realized in software or hardware depending on the computational complexity, power requirements of the system.

Figure 3 shows the basic structure of the solution. A reconfigurable processing module 25 is driven by a packet frame structure generally indicated at 26 that provides the data to be processed by the module and reconfiguration data in a data section 27. The header 28 contains the control bits that determine the mode of operation of the processing module 25. The module receives mode selection data from decoded block 29 and includes mode select 30, configurable registers 31 and processing block 32. Data is supplied to mode select block 30 via buffer 33.

The module can operate in 3 modes.

WO 2004/047387

- 1) Bypass mode effectively switching off the module 25, that is the module passes the data without modification.
- 2) Process mode where data provided by the packet is processed by the processing block 32.
- 3) Reconfiguration mode where the data in the frame contains reconfiguration parameters for the config. registers 31 to modify the operation of the processing block 32. The connection between the config

registers and the processing block is wide enough to ensure real-time reconfiguration.

The configuration parameters are stored in Flash memory 34 which can be also loaded as the default parameters for future operation.

The decode block 29 decodes the header to determine the mode of operation to drive the select block 30. As a result, a separate control signal from a separate control channel is not necessary. The buffer block 33 stores the data until the header 28 is decoded and processing block 32 is ready for the data.

The common frame structure for delivering user data and configuration data simplifies the operation by avoiding the synchronisation problem required when data and control information are sent separately to the system as in the example of Figure 2. The size of the data field is variable and is determined by the digital radio system or other application implemented.

Differences in data rates between frame delivery, and rate of operation of the configurable register 31 and processor 32 are accommodated by the buffer 33 which acts as rate adaptor.

For example, it may be necessary to buffer several frames for a complete reconfiguration of configuration register 31. Similarly buffer 33 assists in rate adaptation if the frame rate is different from the processor rate.

With one module, only two mode selection bits are needed. For example, the first of the two bits may indicate by pass mode, the second configuration mode and two nulls processing mode, as indicated in the table below:

1	X	Bypass
0	0	Process
0	1	Reconfigure

Depending on the mode the select block 30 passes data to the configuration registers 31, processing block 32 or straight to the output.

The effective mode switching between recinfiguration and processing takes no time because the processing and reconfiguration data are in the same frame structure.

A further embodiment of the architecture is shown in Figure 4 in which like parts in Figure 3 have like numerals. The structure contains N number of processing blocks 32 that can implement a chain of modules 25 that can be reconfigured as required to implement a flexible digital radio. The header 38 is extended to 2N bits to provide separate control for each processing block 25. An extended decoder 39 serves all of the modules as does an extended flash memory 44.

The reconfiguration data contained in the frame can be used for one of the blocks or all. In this case the length of the data field 37 can be N*M bits.

The modules need not necessarily be in series. Figure 3 could be extended to include parallel modules. In that case the header and the decoder would need to handle an address field for module identification.

The entire digital radio processing section of a radio transceiver can be implemented using this architecture. A digital IF section can be implemented

on reconfigurable hardware using this architecture where filter parameters can be easily updated at run-time.

For the baseband section Figure 5 is an example of a reconfigurable modulation architecture where a number of modulation schemes from single to multicarrier modulation schemes can be implemented using FPGAs, DSPs or a combination. The blocks can be combined and controlled using the multimode structure of the invention.

Figure 5 shows serial parallel convertor 50 receiving data for transmission on the transmitter side mirrored by parallel/serial converter 51 on the receiver side, constellation mapping 52, de-mapping 53, spreading controller 54, and corresponding Rake combiner 55, pulse shapers 56, 57 and multi-carrier modulation and de-modulation 58, 59. In a modular system of this kind, configuration controller 60 would control parameters for the respective pairs of the modules such as framing (block 61) array mapping (block 62), spreading codes (block 63), filter coefficients (block 64) and sub-carrier frequencies (block 65).

The packet based data structure also has an advantage for implementing modulation schemes that are adaptive according to the quality of the communication channel. A configuration data frame can be formed to reconfigure the transmitter to a more suitable modulation scheme as soon as the received packet is processed by the receiver, thus maintaining a good quality connection. This is a major requirement for all future generation communication systems.

The structure in Figure 5 can be implemented using the arrangement shown in Figure 3 where each block can be mapped to a reconfigurable processing module.


Other baseband blocks can also be incorporated such as channel coding and equalisation to implement a complete system that can be configured to any communication standard.



Claims:

- 1. Reconfigurable signal processing architecture including a reconfigurable data processing module in which data is input to the module in a packet frame structure including configuration frames and processing frames, each frame including a header having at least one mode selection bit indicating whether the frame contains reconfiguration data or processing data, and in which the module is operable in a reconfiguration mode or a processing mode according to the content of the frame header and mode selection bits are separated from data in each frame and used to control mode selection logic in the module determining how incoming data is handled.
- 2. Architecture as claimed in claim 1 including a plurality of reconfigurable data processing modules each of which receives data in said packet frame structure and each of which is operable in a reconfiguration mode or a processing mode according to the content of the frame header.
- 3. Architecture as claimed in claim 2 in which the frame header contains at least one mode selection bit for each of the modules.
- 4. Architecture as claimed in claim 3 in which the mode selection bits are decoded by a single decoder serving a plurality of modules.
- 5. Architecture as claimed in claim 4 in which the decoded mode selection data is supplied to the modules in parallel.

• •



- 6. Architecture as claimed in any of claims 2 to 5 in which the modules are connected to each other in series.
- 7. Architecture as claimed in any preceding claim in which the or each module is additionally operable in a bypass mode in which incoming data is not acted on by the module and in which the header additionally indicates whether or not the module is to act on the data.
- 8. A radio transmitter and/or receiver in which signals are processed digitally after reception/before transmission, in which at least some components of the digital processing section of the transmitter/receiver are configurable and incorporate architecture as claimed in any preceding claim.
- 9. Architecture as claimed in any preceding claim in which default/start up configuration data is supplied to the module(s) from memory outside the module(s).





Figure 1






Figure 3





Figure 4



(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau



- 1 1991 A HILLON IN BURNO (1911 ABIN OBNI OBNI OBNI 118 BONI DIGNI (1888 1881 INI) 1810 (1861 BING 1888 INI)

(43) International Publication Date 3 June 2004 (03.06.2004)

PCT

(10) International Publication Number WO 2004/047387 A3

(51) International Patent Classification⁷: H04L 29/06

(21) International Application Number:

PCT/GB2003/005054

(22) International Filing Date:

20 November 2003 (20.11.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

0227260.7 21 November 2002 (21.11.2002)

(71) Applicant (for all designated States except US): MAT-SUSHITA ELECTRIC INDUSTRIAL CO., LTD [JP/JP]; 1006 Oaza Kadoma, Kadoma-shi, Osaka 571-8501 (JP).

(72) Inventor; and

- (75) Inventor/Applicant (for US only): AL-ADNANI, Adnan [GB/GB]; 36 Iveagh Avenue, London NW10 7DH (GB).
- (74) Agent: DAWSON, Elizabeth, A.; A.A. Thornton & Co., 235 High Holborn, London WC1V 7LE (GB).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,

CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments
- (88) Date of publication of the international search report: 15 July 2004

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: PACKET BASED RECONFIGURABLE SYSTEM ARCHITECTURE



(57) Abstract: Reconfigurable signal processing architecture includes a reconfigurable data processing module in which data is input to the module in a packet frame structure including configuration frames and processing frames. Each frame includes a header having at least one mode selection bit indicating whether the frame contains reconfiguration data or processing data. The module is operable in a reconfiguration mode or a processing mode according to the content of the frame header.



A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H04L29/06

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) H04L IPC 7

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, INSPEC, COMPENDEX

1	C.	DOC	UMEN	15	CONSIDERED	,	u	BE F	(ELEV	ANI

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6 272 144 B1 (FRASER ALEXANDER GIBSON ET AL) 7 August 2001 (2001-08-07) abstract the whole document	1-4,6-9
X	LAUFER R ET AL: "PCI-PipeRench and the SWORDAPI: a system for stream-based reconfigurable computing" FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 1999. FCCM '99. PROCEEDINGS. SEVENTH ANNUAL IEEE SYMPOSIUM ON NAPA VALLEY, CA, USA 21-23 APRIL 1999, LOS ALAMITOS, CA, USA, IEEE COMPUT. SOC, US, 21 April 1999 (1999-04-21), pages 200-208, XP010359146 ISBN: 0-7695-0375-6 Section 4	1-3,6-9

Further documents are listed in the continuation of box C.	χ Patent family members are listed in annex.
Special categories of cited documents: A' document defining the general state of the art which is not considered to be of particular relevance E' earlier document but published on or after the international filling date L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) O' document referring to an oral disclosure, use, exhibition or other means P' document published prior to the international filing date but later than the priority date claimed	 *T* tater document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *8* document member of the same patent family
Date of the actual completion of the international search	Date of mailing of the international search report
12 May 2004	19/05/2004
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Borges, P

INTERNATIONAL SEARCH REPORT

national Application No

		-217 db 03/03034
	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 406 403 A (GRIFFIN MICHAEL E ET AL) 11 April 1995 (1995-04-11) column 1, line 45 -column 2, line 64 column 3, line 30 -column 3, line 41	1-5,8,9
X	EP 0 827 312 A (BOSCH GMBH ROBERT) 4 March 1998 (1998-03-04) the whole document	1,8,9
A	US 2002/131103 A1 (BAMBOS NICHOLAS) 19 September 2002 (2002-09-19) the whole document	1-9
	•	
	·	

INTERNATIONAL SEARCH REPORT

ational	Application No
/GB	03/05054

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 6272144	B1	07-08-2001	NONE		
US 5406403	A	11-04-1995	CA DE DE EP JP KR SG	2012527 A1 69027357 D1 69027357 T2 0389182 A2 2281840 A 171401 B1 46662 A1	21-09-1990 18-07-1996 16-01-1997 26-09-1990 19-11-1990 30-03-1999 20-02-1998
EP 0827312	Α .	04-03-1998	DE EP	19726007 A1 0827312 A2	26-02-1998 04-03-1998
US 2002131103	A1	19-09-2002	NONE	الحياة فحمود موقود مثلثان طويات المحافظ الحياة فحمد محمود طويود فيميا فيميا المحافظ المحافظ	

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS
□ GRAY SCALE DOCUMENTS
□ LINES OR MARKS ON ORIGINAL DOCUMENT
□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.